


SYSTEM DC/DC		CPU DC/DC	
APL5916KAI 48		NCP6131S52MNR 42~43	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D05V_PWR	0D85V_S0	DCBATOUT	VCC_CORE
SYSTEM DC/DC		UP6128PQDD 45	
INPUTS		OUTPUTS	
DCBATOUT		1D05V_VTT	
SYSTEM DC/DC		UP6183PQAG 41	
INPUTS		OUTPUTS	
DCBATOUT		5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5	
SYSTEM DC/DC		UP6165BQKF 46	
INPUTS		OUTPUTS	
DCBATOUT		1D5V_S3 0D75V_S0 DDR_VREF_S3	
SYSTEM DC/DC		NCP5911MNTBG 44	
INPUTS		OUTPUTS	
DCBATOUT		VCC GFXCORE_PWR	
VGA		RT8208BGQW 92	
INPUTS		OUTPUTS	
DCBATOUT		VGA_CORE	
TI CHARGER		BQ24745RHDR 40	
INPUTS		OUTPUTS	
DCBATOUT		BT+	
SYSTEM DC/DC		RT9025 47	
INPUTS		OUTPUTS	
3D3V_S0		1D8V_S0	
SYSTEM DC/DC		RT9025-25PSP 93	
INPUTS		OUTPUTS	
1D5V_S3		1V_VGA_S0	
3D3V_S5		1D8V_VGA_S0	
Switches		INPUTS	
1D5V_S3		1D5V_VGA_S0	
3D3V_S0		3D3V_VGA_S0	
PCB LAYER		L1:Top L4:Signal	
		L2:VCC L5:GND	
		L3:Signal L6:Bottom	



A

B

PCH Strapping

Huron River Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

USB Table

PCIE Routing

LANE1	Mini Card2(WWAN)
LANE2	Mini Card1(WLAN)
LANE3	Card Reader
LANE4	Onboard LAN
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

SATA Table

SATA	
Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA /USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

C

D

Processor Strapping

Huron River Schematic Checklist Rev.0_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is connectd to the EMBEDDED display Port 0:	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails	
		ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx


SMBus ADDRESSES


I2 C / SMBus Addresses		HURON RIVER ORS		
Device	Ref Des	Address	Hex	Bus
EC SMBus 1 Battery CHARGER				BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP				SM11_CLK/SM11_DATA SM11_CLK/SM11_DATA SM11_CLK/SM11_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI				PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK


Note:
Lane reversal does not apply to
FDI sideband signals.

NOTE.
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.



NOTE:
Select a Fast FET similar to 2N7002E whose rise/
fall time is less than 6 ns. If HPD on eDP interface is
disabled, connect it to CPU VCCIO via a 10-k Ω pull-Up
resistor on the motherboard.









DDR SYSTEM MEMORY A



DDR SYSTEM MEMORY B



53A



POWER

CPU1F

6 OF 9

SANDY

VCC_CORE

[illegible]

PEG AND DDR

SVID

SENSE LINES

SANDY


[illegible]

DALE#
VIDSCLK
VIDSOUT



VCC_SENSE
VSS_SENSE

VCCIO_SENSE
VSSIO_SENSE

GF



For CRB VIDSOUT need to pull high 130 ohm closr to CPU and IMVP7
For CRB VIDALERT# need to pull high 75 ohm close to CPU



Title	Author	Year	Journal	Volume	Page
...

Size


Document Number

Rev

Date:

Sheet

VCC_GFXCORE



1D8V_S0

PROCESSOR VCCPLL: 1.2A

C922

SC1U10V2KX-1GP

CPU1G

SANDY

SENSE LINES

VREF

DDR3 -1.5V RAILS

SA RAIL

1.8V RAIL

SANDY

7 OF 9

VAXG_SENSE
VSSAXG_SENSE

SM_VREF

[illegible]

VCCSA
VCCSA
VCCSA
VCCSA
VCCSA
VCCSA
VCCSA
VCCSA

VCCSA_SENSE

FC_C22
VCCSA_VID1

+V_SM_VREF_CNT should have 10 mil trace width

1D5V_SC

VDDQ Output Decoupling Recommendation:
1 x 330 uF
6 x 10 uF

PROCESSOR VDDQ: 10A

PROCESSOR VCCSA: 6A



VCCSA Output Decoupling Recommendation:
 1 x 330 uF
 2 x 10 uF at Bottom Socket Cavity
 1 x 10 uF at Bottom Socket Edge


R902 need be close to pin H23.







RN901
SRN1KJ-7-GP

Title		
Size	Document Number	Rev
Date:	Sheet	






SSID = MEMORY







DM2
DDR3-204P-126-GP
62.10024.D41
2nd = 62.10017.R91
3rd = 62.10017.V61
4th = 62.10017.X51

Title		
Size	Document Number	Rev
Date		



L_DDC_DATA(PAGE17):
This signal is on the LVDS interface.
This signal needs to be left NC if eDP is
used for the local flat panel display

Impedance: 90 ohm



DDI Port B Detect:(SDVO_CTRL_DATA)
1: Port B detected
0: Port B not detected

Close to PCH side


Impedance: 100 ohm

Configuration Pin Mapping for DDI Ports (Sheet 1 of 2)


PORT	DDI PCH Pin Names	SDVO Mapping	Display Port Mapping	HDMI/DVI Mapping
PORT-B	DDPB_[0]P	SDVO_RED	DDPB_[0]P	TMDSB_DATA2
	DDPB_[0]N	SDVO_RED#	DDPB_[0]N	TMDSB_DATA2#
	DDPB_[1]P	SDVO_GREEN	DDPB_[1]P	TMDSB_DATA1
	DDPB_[1]N	SDVO_GREEN#	DDPB_[1]N	TMDSB_DATA1#
	DDPB_[2]P	SDVO_BLUE	DDPB_[2]P	TMDSB_DATA0
	DDPB_[2]N	SDVO_BLUE#	DDPB_[2]N	TMDSB_DATA0#
	DDPB_[3]P	SDVO_CLK	DDPB_[3]P	TMDSB_CLK
	DDPB_[3]N	SDVO_CLK#	DDPB_[3]N	TMDSB_CLK#
	DDPB_AUXP	NA	DDPB_AUXP	NA
	DDPB_AUXN	NA	DDPB_AUXN	NA
	DDPB_HPDP	NA	DDPB_HPDP	HDMIIB_HPDP
	SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMIIB_CTRLCLK
	SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMIIB_CTRLDATA

Title		
Size	Document Number	Rev
Date:	Sheet	






SSID = PCH



A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default



BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
		SPI(Default)



```

x USB Ext. port 1 (HS)
x External debug port use on Huron river platform

```

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER(DY)
6	X
7	X
8	USB Ext. port 4 / E-SATA /USB CH
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

Title			
Size	Document Number		Rev
Date:	Sheet		

SSID = PCH

4 DMI_RXN[3:0] <<<>>>
4 DMI_RXP[3:0] <<<>>>
4 DMI_TXN[3:0] <<<>>>
4 DMI_TXP[3:0] <<<>>>

FDI_TXN[7:0] 4
FDI_TXP[7:0] 4

Deep S4/S5 Supported

Deep S4/S5 Not Supported

VccDSW3_3

DPWROK

VccSUS3_3

RSMRST#

PCHIC


3 OF 10

Cougar
Point

DMI

FDI

System Power Management



S0_PWR_GOOD after PM_SLP_S3# delay 200 ms

PM_RSMRST#

SUS_PWR_ACK

PM_PWRBTN#

AC_PRESENT

BATLOW#

PM_RI#

COUGAR-GP-U2-NF

PCIE_WAKE#
CRB : 1K
CEKLT: 10K

PWRBTN#
This signal has an internal pull-up resistor

FDI_INT
FDI_FSYNC0
FDI_FSYNC1
FDI_LSYNC0
FDI_LSYNC1

DSWVRMEN

DPWROK

WAKE#

CLKRUN#/GPIO32

SUS_STAT#/GPIO61

SUSCLK#/GPIO62

SLP_S5#/GPIO63

SLP_S4#

SLP_S3#

SLP_A#

SLP_SUS#

PMSYNCH

SLP_LAN#/GPIO29

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

GP

SB modify

DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled



Title		
Size	Document Number	Rev
Date:	Sheet	

65 PCIE_RXN2
65 PCIE_RXP2
65 PCIE_TXN2
65 PCIE_TXP2

31 PCIE_RXN4
31 PCIE_RXP4
31 PCIE_TXN4
31 PCIE_TXP4

82 PCIE_RXN5
82 PCIE_RXP5
82 PCIE_TXN5
82 PCIE_TXP5

Cougar
Point





SMBUS

Controller
Link

CLOCKS





FLEX CLOCKS

2 OF 10








Title		
Size	Document Number	Rev
Date		

SSID = PCH




HDA_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA_SYNC from the Audio Codec device until after the Strap sampling is complete.




Title		
Size	Document Number	Rev
Date:	Sheet	




	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY



VRAM Frequency
Pull high: 800MHZ
Pull low :900MHZ



Note:
For PCH debug with XDP, need to NO STUFF R2218



TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4
should not float on the motherboard. They should
be tied to GND directly.

FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.


Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT] LOW (R2211) - ENABLED

GPI08 has a weak[20K] internal pull up.
Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.



PLL ON DIE VR ENABLE
NOTE: This signal has a weak internal pull-up 20K
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)

Title	
Size	Document Number
Date	Rev



SSID = PCH




Title		
Size	Document Number	Rev
Date:	Sheet	



Title		
Size	Document Number	Rev
Date:		




Title		
Size	Document Number	Rev
Date:	Sheet	




ADJ Table (Reference to SYNTON-TECH Metal Film Resistor E-96 ±1% Series)

RADJ1 (KΩ)	RADJ2 (KΩ)	VADJ (V)	OTZ Threshold Temperature (°C)
124	226	2.13	101
118	226	2.17	96.3
113	226	2.20	92.1
110	226	2.22	89.6
107	226	2.24	87
105	226	2.25	85.3
100	226	2.29	80.9





Title		
Size	Document Number	Rev
Date:	Sheet	




CLOSE TO PIN39 and 46

-1 PVDD timing 需要比 AVDD晚, 使用PW 74.00545.079 去開
vensor suggest , 需要導入嗎








MIC2V Ref voltage is 2.5V
because Vgs(th) concern
can't use 2N702 for desing



CLOSE TO PIN19


Title		
Size	Document Number	Rev
Date:	Sheet	






Title		
Size	Document Number	Rev
Date	Sheet	




Power Sequence




ANNIE Run Power





-1 co-layout SLG55221



SB modify part number






Title		
Size	Document Number	Rev
Date:	Sheet	




Title		
Size	Document Number	Rev
Date:	ELETTRONICA	

DCIN1
ACES-CON5-14-GP
20.F1701.005
2nd = 20.F1763.005




Title		
Size	Document Number	Rev
Date: Sheet		




Title		
Size	Document Number	Rev
Date:		


ELETRÔNICA





AD+ total power	R1	R2	AD+ total power		
65w	187k	49.9k	80w	137k	49.9k
90w	121k	49.9k			





Title		
Size	Document Number	Rev
Date:	Sheet	








20100804
79.47719.2BL
Pana 470u , 2V
ESR=6mΩ, Iripple=3.5A





Title		
Size	Document Number	Rev



TPS51218D for 1D05V




DY



2nd source 還未導入 74.08237.073





Freq=360KHz




Mag. 0.56uH 10*10*4
DCR=1.6~1.8mohm
Idc=25A, Isat=40A

Iomax=14A
OCP>21A




20100728



$$V_{out} = 0.704 * (1 + R1/R2)$$

Title		
Size	Document Number	Rev
Date:		


```
SSID = PWR.Plane.Regulator_1p5v0p75v
```



Title		
Size	Document Number	Rev
Date	Sheet	



```
SSID = PWR.Plane.Regulator_1p8v
```

RT9025 for 1D8V_S0



Title			
Size	Document Number		Rev
Date:	Sheet		


APL5916 for VCCSA



VCCSA_SEL	VCCSA_PWR
L	0.9V
H	0.8V

[illegible]

LCD POWER for ANNIE



DCBATOUT_LCD

DCBATOUT

F4901
POLYSW-1D1A24V-GP-U
69.50007.A31
2nd = 69.50007.A41

C4906
100nF

C4904
100nF

C4905
100nF

Camera Power

3D3V_S0


F4902
FUSE-1D1A6V-4GP-U
69.50007.691
2ND = 69.50007.771

3D3V_CAMERA_S0

EC4903

C4903

Do Not Stuff



LCD BRIGHTNESS

LVDSA_CLK_R#





LVDSA_CLK_R

EC4904 **Do Not Stuff**

EC4905 **Do Not Stuff**

EC4902 **Do Not Stuff**

Title		
Size	Document Number	Rev
Date:	Sheet	







Title		
Size	Document Number	Rev
Date:		Sheet


HDMI Level Shifter & CONNECTOR

UMA_Muxless : default setting used PS8101. if don't used PS8101
please change C5103-C5110 to 0 ohm resister

HDMI DISCRETE/ UMA Co-lay



HDMI CONN






File		
Size	Document Number	Rev
Date	Sheet	

GIGA Lan Transformer





LAN MDI Off-Page


XF5901
XFORM-12P-36-GP
68.HD081.30B
Change:68.68160.30B
2nd = 68.HD081.30B



SB modiyf Pin9 Pin10 SWAP




SB modify For EMI




Title	Document Number	Rev
Date:	Sheet	

SPI FLASH ROM (4M byte) for PCH




SPI ROM Equal length need to less than 500mil




PCH and EC length less than 6.5 inch



SSID = RBATT



Title		
Size	Document Number	Rev
Date:	Sheet	




Title		
Size	Document Number	Rev
Date:		

ELETRÔNICA




Bluetooth Module conn.

ANNIE Bluetooth Module




Title		
Size	Document Number	Rev
Date:		Sheet


Mini Card Connector(802.11a/b/g/n)



SB modify for SIV



RF suggestion






Title		
Size	Document Number	Rev
Date		

ELETRÔNICA



Mini Card Connector(WWAN)

20100712 V1.5

Place near MINI Card CONN




RF suggestion




Title		
Size	Document Number	Rev
Date:		Sheet


Power button LED






Power STDBY_LED





Battery LED2(DC_BATFULL)



Battery LED1(CHARGE)




SATA HDD LED




WLAN_LED

From module




3G LED

From module



Title		
Size	Document Number	Rev
Date:	Sheet	

Internal KeyBoard Connector





26




1


SB to -1 modify Part number




TOUCH PAD



FFC 異面






Title		
Size	Document Number	Rev
Date:	Sheet	



Title		
Size	Document Number	Rev
Date: 2023-09-15		


ELETRÔNICA

SD/XD/MS Card Reader



Title		
Size	Document Number	Rev
Date		

ELETRÔNICA



PWRCN1
ACES-CON10-20-GP
20.K0422.010
2nd = 20.K0382.010

R8105
Do Not Stuff

AUD_AGND

1D5V_S3

29 EXT_MIC_JD#
29 MIC_IN_R
29 MIC_IN_L

19,31,65,66 PCIE_WAKE# <<<
18 USB30_SMI# <<<

29 COMBO_MIC <<<
29 AUD_HP1_JACK_R2 <<<
29 AUD_HP1_JD# <<<
29 AUD_HP1_JACK_L2 <<<

18 USB_PN8 <<<
18 USB_PP8 <<<

27,61 USB_PWR_EN# >>>

5,18,27,31,36,65,66,71,97 PLT_RST >>>


3D3V_S5

20 USB3_PEGB_CLKREQ# <<<

5V_S5

USBCN1
ACES-CON26-11-GP
20.K0315.026
2nd = 20.K0370.026

USBCN2
ACES-CON10-18-GP
20.K0315.010
2nd = 20.K0392.010



RF_CN1
ACES-CON2-11-GP
20.F0772.002



BAE40

27 Wireless_SW <<<

Title		
Size	Document Number	Rev
Date: Sheet		



VGAI0	IFPB	7 OF 16
		IFPA_TXD0# IFPA_TXD0
		IFPA_TXD1# IFPA_TXD1
0	IFPB_PLLVDD	IFPA_TXD2# IFPA_TXD2
1	IFPB_RSET	IFPA_TXD3# IFPA_TXD3
		IFPA_TXC# IFPA_TXC
		IFPB_TXD4# IFPB_TXD4
0	IFPA_OVDD	IFPB_TXD5# IFPB_TXD5
0	IFPB_OVDD	IFPB_TXD6# IFPB_TXD6
		IFPB_TXD7# IFPB_TXD7
		IFPB_TXC# IFPB_TXC
		GPI00




Muxless R8410
Do Not Stuff

Under GPU.


SB modify connector to IPFC_I OVDD_PWR






SB modify connector to IFPC_IOVDD_PWR

SR=0.05 3.3V +/- 5%
440mA (220mA each, max 2 links)
(See NV DG) 300ohm@100MHz ESR=0.25




Title		
Size	Document Number	Rev
Date:	Sheet	












Title		
Size	Document Number	Rev
Date	Sheet	









N12P GV			
P-State	FWR_VGA_CORE_D1	FWR_VGA_CORE_D0	VGA_CORE_FWR
P8 , P12	L	L	0.85V
P0 - HOT	L	H	1.00V
P0 - COLD	H	L	1.025V
	H	H	

$$V_{out} = 0.75V * (R1 + R2) / R2$$


Title		
Size	Document Number	Rev
Date:	Sheet	



Title		
Size	Document Number	Rev
Date:		Sheet







Title		
Size	Document Number	Rev
Date:		




SB to -1 BOM add SPR2



-2 delete SPR5






CPU




VGA



3G Sku




Check test point



Test Point放在Dimm Door打開可量測處


Title		
Size	Document Number	Rev
Date	Sheet	




(AC mode)

[illegible]


red word: KBC GPIO






Title		
Size	Document Number	Rev
Date:	Sheet	

PCH SMBus Block Diagram




KBC SMBus Block Diagram



File		
Size	Document Number	Rev
Date	Sheet	

Thermal Block Diagram



Audio Block Diagram

